Show simple item record

dc.contributor.authorKanus, U.en_US
dc.contributor.authorWetekam, G.en_US
dc.contributor.authorHirche, J.en_US
dc.contributor.editorM. Doggett and W. Heidrich and W. Mark and A. Schillingen_US
dc.date.accessioned2013-10-28T10:01:30Z
dc.date.available2013-10-28T10:01:30Z
dc.date.issued2003en_US
dc.identifier.isbn1-58113-739-1en_US
dc.identifier.issn1727-3471en_US
dc.identifier.urihttp://dx.doi.org/10.2312/EGGH03/076-083en_US
dc.description.abstractThis paper presents a cache-based memory architecture for volume graphics. We describe the memory organization and cache logic to implement a voxel cache based on 43 voxel blocks. We show an efficient prefetching scheme that increases the cache hit ratio to more than 98% in most cases. The performance of the memory system with different types of external memory is demonstrated by a cycle accurate C++ simulation. The VoxelCache memory architecture is designed to be easily adapted to different memory technologies, because all volume graphics specific parts of the memory system are encapsulated inside the on-chip cache. The design is targeted at implementation on off-the-shelf reconfigurable hardware.en_US
dc.publisherThe Eurographics Associationen_US
dc.subjectI.3.1 [Computer Graphics]en_US
dc.subjectHardware Architectureen_US
dc.subjectGraphics processoren_US
dc.subjectI.3.7 [Computer Graphics]en_US
dc.subjectThree Dimensional Graphics and Realismen_US
dc.subjectC.3 [Computer Systems Organization]en_US
dc.subjectSpecialen_US
dc.subjectPurpose and Applicationen_US
dc.subjectBased Systemsen_US
dc.titleVoxelCache: A Cache-Based Memory Architecture for Volume Graphicsen_US
dc.description.seriesinformationGraphics Hardwareen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record