Show simple item record

dc.contributor.authorStrengert, Magnusen_US
dc.contributor.authorMüller, Christophen_US
dc.contributor.authorDachsbacher, Carstenen_US
dc.contributor.authorErtl, Thomasen_US
dc.contributor.editorJean M. Favre and Kwan-Liu Maen_US
dc.date.accessioned2014-01-26T16:43:25Z
dc.date.available2014-01-26T16:43:25Z
dc.date.issued2008en_US
dc.identifier.isbn978-3-905674-04-0en_US
dc.identifier.issn1727-348Xen_US
dc.identifier.urihttp://dx.doi.org/10.2312/EGPGV/EGPGV08/049-056en_US
dc.description.abstractWe present an extension to the CUDA programming language which extends parallelism to multi-GPU systems and GPU-cluster environments. Following the existing model, which exposes the internal parallelism of GPUs, our extended programming language provides a consistent development interface for additional, higher levels of parallel abstraction from the bus and network interconnects. The newly introduced layers provide the key features specific to the architecture and programmability of current graphics hardware while the underlying communica- tion and scheduling mechanisms are completely hidden from the user. All extensions to the original programming language are handled by a self-contained compiler which is easily embedded into the CUDA compile process. We evaluate our system using two different sample applications and discuss scaling behavior and performance on different system architectures.en_US
dc.publisherThe Eurographics Associationen_US
dc.subjectCategories and Subject Descriptors (according to ACM CCS): I.3.6 [Computer Graphics]: Languages C.2.4 [Computer-Communication Networks]: Distributed applicationsen_US
dc.titleCUDASA: Compute Unified Device and Systems Architectureen_US
dc.description.seriesinformationEurographics Symposium on Parallel Graphics and Visualizationen_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record