# Programming the Cell BE for High Performance Graphics

Bruce D'Amora IBM T.J. Watson Research Center

Michael McCool RapidMind and University of Waterloo

Eurographics 2007
Tutorial Notes



## Cell Broadband Engine Architecture and Programming Environment

#### Bruce D'Amora

Senior Technical Staff Member Emerging Systems Software IBM T.J. Watson Research Center damora@us.ibm.com





## Agenda

- Architecture
- Programming Models
- Basic Programming
- Graphics Workloads
- Questions

2 14 June 2007

2007 IBM Corporation

IBM T.J. Watson Research Center




## **Architecture**

14 June 2007



## **Cell Broadband Engine Architecture**



14 June 2007


2007 IBM Corporation

#### IBM T.J. Watson Research Center



## **Element Interconnect Bus**


- EIB data ring for internal communication
- Four 16 byte data rings, supporting multiple transfers
- 96B/cycle peak bandwidth
- Over 100 outstanding requests





## **Power Processor Element**

- PPE handles operating system and control tasks
- 64-bit Power Architecture<sup>TM</sup> with VMX
- In-order, 2-way hardware simultaneous multi-threading (SMT)
- Load/Store with 32KB L1 cache (I & D) and 512KB L2



14 June 2007


© 2007 IBM Corporation

#### IBM T.J. Watson Research Center



## **Synergistic Processor Element**


- Dual issue, up to 16-way 128-bit SIMD
- Dedicated resources: 128 128-bit register file, 256KB Local Store
- Each can be dynamically configured to protect resources
- Dedicated DMA engine: Up to 16 outstanding requests per SPE





## I/O and Memory Interfaces

- Two configurable interfaces
- Up to 25.6 GB/s memory B/W
- Up to 70+ GB/s I/O B/W
  - Practical ~ 50GB/s



14 June 2007

© 2007 IBM Corporation

IBM T.J. Watson Research Center




## **Programming**



## **Cell BE Features Exploited by Software**

- Large register file
  - Keep intermediate and control data on chip
- DMA Engine Memory Flow Controller
  - DMA between System Mem and LS
  - DMA from L2 cache-> LS
  - LS to LS DMA
  - Scatter->Gather support
- Atomic Update Cache
  - Implement synchronization commands
- SPE Signalling Registers
- SPE <-> PPE Mailboxes
- Resource Reservation and Allocation
  - PPE can be shared across logical partitions
  - SPEs can be assigned to logical partitions
  - SPEs independently or Group Allocated



10 14 June 2007

© 2007 IBM Corporation


#### IBM T.J. Watson Research Center



## **Common Cell programming models**

#### Single Cell environment:

- PPE programming models
- SPE Programming models
  - Small single-SPE models
  - Large single-SPE models
  - Multi-SPE parallel programming models





## **Small single-SPE models**

- Single tasked environment
- Small enough to fit into a 256KB- local store
- Sufficient for many dedicated workloads
- Two address spaces (SPE) LS & (SPE/PPE) EA
- Explicit input and output of the SPE program
  - DMA
  - Mailboxes
  - System calls

12 © 2007 IBM Corporation

IBM T.J. Watson Research Center



## **Small single-SPE models – tools and environment**

- SPE compiler/linker compiles and links an SPE executable
- The SPE executable image is embedded as reference-able RO data in the PPE executable
- A Cell programmer controls an SPE program via a PPE controlling process and its SPE management library
  - i.e. loads, initializes, starts/stops an SPE program
- The PPE controlling process, OS(PPE), and runtime(PPE or SPE) together establish the SPE runtime environment, e.g. argument passing, memory mapping, system call service.



## **Small single-SPE models – PPE controlling program**

```
extern spe_program_handle spe_foo; /* the spe image handle from CESOF */
int main()
{
    int rc, status;
    speid_t spe_id;

    /* load & start the spe_foo program on an allocated spe */
    spe_id = spe_create_thread (0, &spe_foo, 0, NULL, -1, 0);

    /* wait for spe prog. to complete and return final status */
    rc = spe_wait (spe_id, &status, 0);

    return status;
}
```

14 June 2007 © 2007 IBM Corporatio

IBM T.J. Watson Research Center




## Small single-SPE models – SPE code



## Large single-SPE programming models

- Data or code working set cannot fit completely into a local store
- The PPE controlling process, kernel, and libspe runtime set up the system memory mapping as SPE's secondary memory store
- The SPE program accesses the secondary memory store via its software-controlled SPE DMA engine -Memory Flow Controller (MFC)




14 June 2007 © 2007 IBM Corporation

#### IBM T.J. Watson Research Center



## **Large single-SPE programming models – I/O** data

- System memory for large size input / output data
  - e.g. Streaming model




14 June 2007 © 2007 IBM Corporati



## Large single-SPE programming models-SW Cache

- System memory as secondary memory store
  - Manual management of data buffers
  - Automatic software-managed data cache
    - Software cache framework libraries
    - Compiler runtime support



18 © 2007 IBM Corporation

#### IBM T.J. Watson Research Center



## **Shared-memory Multiprocessor**

- Cell BE can be programmed as a shared-memory multiprocessor
  - PPE and SPE have different instruction sets and compilers
- SPEs and the PPE fully inter-operate in a cache-coherent model
- Cache-coherent DMA operations for SPEs
  - DMA operations use effective address common to all PPE and SPEs
  - SPE shared-memory **store** instructions are replaced
    - A store from the register file to the LS
    - DMA operation from LS to shared memory
  - SPE shared-memory *load* instructions are replaced
    - DMA operation from shared memory to LS
    - A load from LS to register file
- A compiler could manage part of the LS as a local cache for instructions and data obtained from shared memory.


19 | 14 June 2007 | © 2007 IBM Corporation



## Large single-SPE programming models-Overlays

- System memory as secondary memory store
  - Manual loading of plug-in into code buffer
    - Plug-in framework libraries
  - Automatic and manual software-managed code overlay
    - Compiler and Linker generated overlaying code

An overlay is SPU code that is dynamically loaded and executed by a running SPU program. It cannot be independently loaded or run on an SPE




#### IBM T.J. Watson Research Center



## Parallel programming models – Streaming

- SPE initiated DMA
- Large array of data fed through a group of SPE programs
- A special case of job queue with regular data
- Each SPE program locks on the shared job queue to obtain next job
- For uneven jobs, workloads are selfbalanced among available SPEs




Data-parallel

## IHM

## Parallel programming models – Pipeline

- Use LS to LS DMA bandwidth, not system memory bandwidth
- Flexibility in connecting pipeline functions
- Larger collective code size per pipeline
- Load-balance is harder

22



Task-parallel

14 June 2007

© 2007 IBM Corporation

#### IBM T.J. Watson Research Center



## **Programming Model Final Points**

- A proper programming model reduces development cost while achieving higher performance
- Programming frameworks and abstractions help with productivity
- Mixing programming models are common practice
- New models may be developed for particular applications.
- With the vast computational capacity, it is not hard to achieve a performance gain from an existing legacy base
  - Top performance is harder
- Tools are critical in improving programmer productivity



## **Basic Programming**

24 14 June 2007

© 2007 IBM Corporation

#### IBM T.J. Watson Research Center



## "Hello World!" - SPE Only

SPU Program

PROGRAM\_spu tells make to use SPE compiler

PROGRAM\_spu := hello\_spu include \$(CELL\_TOP)/make.footer

25



## **Synergistic PPE and SPE (SPE Embedded)**

- Applications use software constructs called SPE contexts to manage and control SPEs.
- Linux schedules SPE contexts from all running applications onto the physical SPE resources in the system for execution according to the scheduling priorities and policies associated with the runable SPE contexts.
- libspe provides API for communication and data transfer between PPE threads and SPEs.

26 © 2007 IBM Corporatio

IBM T.J. Watson Research Center



## How a PPE program embeds an SPE program?

- 4 basic steps must be done by the PPE program
  - 1. Create an SPE context.
  - 2. Load an SPE executable object into the SPE context local store.
  - 3. Run the SPE context. This transfers control to the operating system, which requests the actual scheduling of the context onto a physical SPE in the system.
  - 4. Destroy the SPE context.



## **SPE** context creation

spe\_context\_create - Create and initialize a new SPE context data structure.

```
#include spe_context_ptr_t spe_context_create(unsigned int flags,
spe_gang_context_ptr_t gang)
```

- $-\ flags\$  A bit-wise OR of modifiers that are applied when the SPE context is created.
- gang Associate the new SPE context with this gang context. If NULL is specified, the new SPE context is not associated with any gang.
- On success, a pointer to the newly created SPE context is returned.

28 © 2007 IBM Corporation

#### IBM T.J. Watson Research Center



## spe\_program\_load

spe\_program\_load - Load an SPE main program.

```
#include <libspe2.h>
int spe_program_load (spe_context_ptr_t spe, spe_program_handle_t
*program)
```

- spe A valid pointer to the SPE context for which an SPE program should be loaded
- program A valid address of a mapped SPE program.

14 June 2007



## spe\_context\_run

spe\_context\_run - Request execution of an SPE context.

#include <libspe2.h>

int spe\_context\_run(spe\_context\_ptr\_t spe, unsigned int \*entry, unsigned int runflags, void \*argp, void \*envp, spe\_stop\_info\_t \*stopinfo)

- spe A pointer to the SPE context that should be run.
- entry Input: The entry point, that is, the initial value of the SPU instruction pointer, at which the SPE program should start
  executing. If the value of entry is SPE\_DEFAULT\_ENTRY, the entry point for the SPU main program is obtained from the
  loaded SPE image. This is usually the local store address of the initialization function crt0.
- runflags A bit mask that can be used to request certain specific behavior for the execution of the SPE context. 0 indicates default behavior.
- argp An (optional) pointer to application specific data, and is passed as the second parameter to the SPE program,
- envp An (optional) pointer to environment specific data, and is passed as the third parameter to the SPE program,
- stopinfo An (optional) pointer to a structure of type spe\_stop\_info\_t

30 I © 2007 IBM Corporation

IBM T.J. Watson Research Center



## spe\_context\_destroy

spe\_context\_destroy - Destroy the specified SPE context.

```
#include <libspe2.h>
int spe_context_destroy (spe_context_ptr_t spe)
```

- spe Specifies the SPE context to be destroyed
- On success, 0 (zero) is returned, else -1 is returned



## "Hello World!" - SPE object embedded in PPE program

- SPU program
  - Same as for SPE only
- SPU Makefile

```
PROGRAM_spu := hello_spu

LIBRARY_embed := hello_spu.a

include $(CELL_TOP)/make.footer
```

32 14 June 2007

#### IBM T.J. Watson Research Center



## "Hello World!" - PPU program

```
Binclude cerron.hs
Binclude cerron.hs
Binclude claips, a
Binclude clai
```

```
// Load an SPE executable object into the SPE context local store if (spe_program_load(speid, &hello_spu)) { perror("spe_program_load"); return -3; } 
// Run the SPE context rc = spe_context_run(speid, &entry, 0, argp, envp, &stop_info); if (rc < 0) perror("spe_context_run"); 
// Destroy the SPE context spe_context_destroy(speid); return 0; }
```

#### **PPU Makefile**

```
DIRS = spu
PROGRAM_ppu = hello_bel
IMPORTS = spu/hello_spu.a -lspe2 -lpthread
include $(CELL_TOP)/make.footer
```



## **PPE and SPE Synergistic Programming**

## PPU Code

## SPU Code

```
#include <stdio.h>
int main(unsigned long long speid, unsigned long long argp,
unsigned long long envp)
{
        printf("Hello world!\n");
        return 0;
}
```

14 June 2007


© 2007 IBM Corporation

#### IBM T.J. Watson Research Center



## **Primary Communication Mechanisms**

- DMA transfers
- Mailbox messages
- Signal-notification
- All three are implemented and controlled by the SPE's MFC



	Mechanism	
	DMA transfers	Used to move data and instructions between main storage and an LS. SPEs rely on asynchronous DMA transfers to hide memory latency and transfer overhead by moving information in parallel with SPU computation.
	Mailboxes	Used for control communication between an SPE and the PPE or other devices. Mailboxes hold 32-bit messages. Each SPE has two mailboxes for sending messages and one mailbox for receiving messages.
	Signal notification	Used for control communication from the PPE or other devices. Signal notification (also called signaling) uses 32-bit registers that can be configured for one-sender-to-one-receiver signalling or many-senders-to-one-receiver signalling.



## **Memory Flow Controller (MFC) Commands**

- Main mechanism for SPUs to
  - access main storage (DMA commands)
  - maintain synchronization with other processors and devices in the system (Synchronization commands)
- Can be issued either by SPU via its MFC or by PPE or other device, as follows:
  - Code running on the SPU issues an MFC command by executing a series of writes and/or reads using channel instructions read channel (rdch), write channel (wrch), and read channel count (rchcnt).
  - Code running on the PPE or other devices issues an MFC command by performing a series of stores and/or loads to memory-mapped I/O (MMIO) registers in the MFC
- MFC commands are queued in one of two independent MFC command queues:
  - MFC SPU Command Queue For channel-initiated commands by the associated SPU
  - MFC Proxy Command Queue For MMIO-initiated commands by the PPE or other device


36 | 92007 IBM Corporation | 9 2007 IBM Corpor


#### IBM T.J. Watson Research Center



## **Sequences for Issuing MFC Commands**

- All operations on a given channel are unidirectional
  - only read or write operations for a given channel, not bidirectional
- Accesses to channel-interface resources through MMIO addresses do not stall
- Channel operations are done in program order
- Channel read operations to reserved channels return '0's
- Channel write operations to reserved channels have no effect
- Reading of channel counts on reserved channels returns '0'
- Channel instructions use the 32-bit preferred slot in a 128-bit transfer





37



### **DMA Overview**

38 14 June 2007

© 2007 IBM Corporation

#### IBM T.J. Watson Research Center




## **DMA Commands**

- MFC commands that transfer data are referred to as DMA commands
- Transfer direction for DMA commands referenced from the SPE
  - Into an SPE (from main storage to local store) → get
  - Out of an SPE (from local store to main storage) → put



#### **DMA Commands**



defined as macros in spu mfcio.h

For details see: SPU C/C++ Language Extensions

0 14 June 2007

© 2007 IBM Corporation

#### IBM T.J. Watson Research Center



## **DMA Get and Put Command (SPU)**

- DMA get from main memory into local store
  - (void) mfc\_get( volatile void \*ls, uint64\_t ea, uint32\_t size, uint32\_t tag, uint32\_t tid, uint32\_t rid)
- DMA put into main memory from local store
  - (void) mfc\_put(volatile void \*ls, uint64\_t ea, uint32\_t size,
    - uint32\_t tag, uint32\_t tid, uint32\_t rid)
- To ensure order of DMA request execution:
  - mfc\_putf : fenced (all commands executed before within the same tag group must finish first, later ones could be before)
  - mfc\_putb: barrier (the barrier command and all commands issued thereafter are not executed until all previously issued commands in the same tag group have been performed)



## **DMA-Command Tag Groups**


- 5-bit DMA Tag for all DMA commands (except getllar, putllc, and putlluc)
- Tag can be used to
  - determine status for entire group or command
  - check or wait on the completion of all queued commands in one or more tag groups
- Tagging is optional but can be useful when using barriers to control the ordering of MFC commands within a single command queue.
- Synchronization of DMA commands within a tag group: fence and barrier
  - Execution of a fenced command option is delayed until all previously issued commands within the same tag group have been performed.
  - Execution of a barrier command option and all subsequent commands is delayed until all previously issued commands in the same tag group have been performed.

42 © 2007 IBM Corporatio

IBM T.J. Watson Research Center



## **Barriers and Fences**





#### **DMA Characteristics**

- DMA transfers
  - transfer sizes can be 1, 2, 4, 8, and n\*16 bytes (n integer)
  - maximum is 16KB per DMA transfer
  - 128B alignment is preferable (cache-line)
- DMA command queues per SPU
  - 16-element queue for SPU-initiated requests
  - 8-element queue for PPE-initiated requests
  - SPU-initiated DMA is always preferable

#### DMA tags

- each DMA command is tagged with a 5-bit identifier
- same identifier can be used for multiple commands
- tags used for polling status or waiting on completion of DMA commands
- DMA lists
  - a single DMA command can cause execution of a list of transfer requests (in LS)
  - lists implement scatter-gather functions
  - a list can contain up to 2K transfer requests

44 © 2007 IBM Corporation

IBM T.J. Watson Research Center



**PPE – SPE DMA Transfer** 



## **Transfer from PPE (Main Memory) to SPE**

DMA get from main memory

mfc\_get(lsaddr, ea, size, tag\_id, tid, rid);

- Isaddr = target address in SPU local store for fetched data (SPU local address)
- ea = effective address from which data is fetched (global address)
- size = transfer size in bytes
- tag id = tag-group identifier
- tid = transfer-class id
- rid = replacement-class id
- Also available via "composite intrinsic":

spu\_mfcdma64(lsaddr, eahi, ealow, size, tag\_id, cmd);

46 © 2007 IBM Corporation

IBM T.J. Watson Research Center



## **DMA Command Status (SPE)**

- DMA read and write commands are non-blocking
- Tags, tag groups, and tag masks used for:
  - checking status of DMA commands
  - waiting for completion of DMA commands
- Each DMA command has a 5-bit tag
  - commands with same tag value form a "tag group"
- Tag mask is used to identify tag groups for status checks
  - tag mask is a 32-bit word
  - each bit in the tag mask corresponds to a specific tag id:

tag\_mask = (1 << tag\_id)



## **DMA Tag Status (SPE)**

Set tag mask

```
unsigned int tag_mask;
mfc_write_tag_mask(tag_mask);
```

- tag mask remains set until changed
- Fetch tag status

```
unsigned int result;
result = mfc_read_tag_status();  /* or mfc_stat_tag_status(); */
```

- tag status is logically ANDed with current tag mask
- tag status bit of '1' indicates that no DMA requests tagged with the specific tag id (corresponding to the status bit location) are still either in progress or in the DMA queue

48 I © 2007 IBM Corporatio

IBM T.J. Watson Research Center



## **Waiting for DMA Completion (SPE)**

- Wait for any tagged DMA:
  - mfc\_read\_tag\_status\_any():
  - wait until any of the specified tagged DMA commands is completed
- Wait for all tagged DMA:
  - mfc\_read\_tag\_status\_all():
  - wait until all of the specified tagged DMA commands are completed
- Specified tagged DMA commands = command specified by current tag mask setting



## **DMA Example: Read into Local Store**

50 14 June 2007 © 2007 IBM Corporation

IBM T.J. Watson Research Center



## **DMA Example: Write to Main Memory**

```
inline void dma_ls_to_mem(unsigned int mem_addr,volatile
void *ls_addr, unsigned int size)

{
    unsigned int tag = 0;
    unsigned int mask = 1;
    mfc_put(ls_addr, mem_addr, size, tag, 0, 0);
    mfc_write_tag_mask(mask);
    mfc_read_tag_status_all();
}

    Set tag mask

    Set tag mask
```



### **SPE - SPE DMA Transfer**

52 14 June 2007

© 2007 IBM Corporation

#### IBM T.J. Watson Research Center



## SPE - SPE DMA

- Address in the other SPE's local store is represented as a 32-bit effective address (global address)
- SPE issuing the DMA command needs a pointer to the other SPE's local store as a 32-bit effective address (global address)
- PPE code can obtain effective address of an SPE's local store:

```
#include speid_t speid;
void *spe_ls_addr;
...
spe_ls_addr = spe_get_ls(speid);
```

 Effective address of an SPE's local store can then be made available to other SPEs (e.g. via DMA or mailbox)



## DMA support for Double Buffering

```
#include <spu_intrinsics.h>
#include "cbe_mfc.h"
#define BUFFER SIZE 4096
volatile unsigned char B[2][BUFFER_SIZE] __attribute__ ((aligned(128)));
void double_buffer_example (unsigned int eahi, unsigned int ealow, int buffers)
      int next_idx, buf_idx = 0;
      // Initiate first DMA transfer using first buffer
      spu_mfcdma64(B[buf_idx], eahi, ealow, BUFFER_SIZE, buf_idx, MFC_GET_CMD);
      ealow += BUFFER_SIZE;
      while (--buffers) {
            next_idx = buf_idx ^ 1;
            // Initiate next DMA transfer
            spu mfcdma64(B[next idx], eahi, ealow, BUFFER SIZE, next idx, MFC GET CMD);
            ealow += BUFFER_SIZE;
            // Wait for previous transfer to complete
            spu_writech (MFC_WrTagMask, 1 << buf_idx);
            (void) spu_mfcstat(2);
            // Use the data from the previous transfer
            use_data (B[buf_idx]);
            buf_idx = next_idx;
      // Wait for last transfer to complete
      spu_writech (MFC_WrTagMask, 1 << buf_idx);
      (void)spu_mfcstat(2);
      // Use the data from the last transfer
      use data (B[buf idx]);
```

14 June 2007

© 2007 IBM Corporation

IBM T.J. Watson Research Center



## **Tips to Achieve Peak Bandwidth for DMAs**

- The performance of a DMA data transfer is best when the source and destination addresses have the same quadword offsets within a PPE cache line.
- Quadword-offset-aligned data transfers generate full cache-line bus requests for every unrolling, except possibly the first and last unrolling.
- Transfers that start or end in the middle of a cache line transfer a partial cache line (less than 8 quadwords) in the first or last bus request, respectively.



#### **Mailboxes Overview**

14 June 2007

#### IBM T.J. Watson Research Center



## **Uses of Mailboxes**

- To communicate messages up to 32 bits in length, such as buffer completion flags or program
  - e.g., When the SPE places computational results in main storage via DMA. After requesting the DMA transfer, the SPE waits for the DMA transfer to complete and then writes to an outbound mailbox to notify the PPE that its computation is complete
- Can be used for any short-data transfer purpose, such as sending of storage addresses, function parameters, command parameters, and state-machine parameters Can also be used for communication between an SPE and other SPEs, processors, or devices

  - Privileged software needs to allow one SPE to access the mailbox register in another SPE by mapping the target SPE's problem-state area into the EA space of the source SPE.
  - If software does not allow this, then only atomic operations and signal notifications are available for SPE-to-SPE communication.



## **Mailboxes - Characteristics**

Each MFC provides three mailbox queues of 32 bit each:

- PPE ("SPU write outbound") mailbox queue
  - SPE writes, PPE reads
  - 1 entry per queue
  - SPE stalls writing to full mailbox
- PPE ("SPU write outbound") interrupt mailbox queue
  - like PPE mailbox queue, but an interrupt is posted to the PPE when the mailbox is written
- SPU ("SPU read inbound") mailbox queue
  - PPE writes, SPE reads
  - 4 entries per queue
  - can be overwritten

58 © 2007 IBM Corporatio

#### IBM T.J. Watson Research Center



## Mailboxes API – libspe2

#### PPU (libspe2.h) SPU (spu\_mfcio.h) **MFC** dataflow spu\_stat\_out\_mbox spe\_out\_mbox\_status(<speid>) **PPE mbox** spu\_write\_out\_mbox spe\_out\_mbox\_read(<speid>, &<data>)) out\_mbox dataflow spu\_stat\_out\_intr\_mbox spe\_out\_intr\_mbox\_status(<speid>) **PPE intr mbox** spu\_write\_out\_intr\_mbox spe\_get\_event out\_intr\_mbox dataflow spu\_stat\_in\_mbox spe\_in\_mbox\_status(<speid>) **SPE** mbox spu read in mbox spe\_in\_mbox\_write(<speid>,<data>) in\_mbox

9 14 June 2007



#### **SPU Write Outbound Mailboxes**

60 14 June 2007

© 2007 IBM Corporation

#### IBM T.J. Watson Research Center



#### **SPU Write Outbound Mailbox**

- The value written to the SPU Write Outbound Mailbox channel SPU\_WrOutMbox is entered into the
  outbound mailbox in the MFC if the mailbox has capacity to accept the value.
- If the mailbox can accept the value, the channel count for SPU\_WrOutMbox is decremented by '1'.
- If the outbound mailbox is full, the channel count will read as '0'.
- If SPE software writes a value to SPU\_WrOutMbox when the channel count is '0', the SPU will stall on the write.
- The SPU remains stalled until the PPE or other device reads a message from the outbound mailbox by reading the MMIO address of the mailbox.
- When the mailbox is read through the MMIO address, the channel count is incremented by '1'



## **SPU Write Outbound Interrupt Mailbox**

- The value written to the SPU Write Outbound Interrupt Mailbox channel (SPU WrOutIntrMbox) is entered into the outbound interrupt mailbox if the mailbox has capacity to accept the value.
- If the mailbox can accept the message, the channel count for SPU WrOutIntrMbox is decremented by '1', and an interrupt is raised in the PPE or other device, depending on interrupt enabling and routing.
- There is no ordering of the interrupt and previously issued MFC commands.
- If the outbound interrupt mailbox is full, the channel count will read as '0'.
- If SPE software writes a value to SPU WrOutIntrMbox when the channel count is '0', the SPU will stall on the write.
- The SPU remains stalled until the PPE or other device reads a mailbox message from the outbound interrupt mailbox by reading the MMIO address of the mailbox.
- When this is done, the channel count is **incremented** by '1'.

62 14 June 2007

#### IBM T.J. Watson Research Center



## Waiting to Write SPU Write Outbound Mailbox Data

- To avoid SPU stall, SPU can use the read-channel-count instruction on the SPU Write Outbound Mailbox channel to determine if the queue is empty before writing to the channel.

  If the read-channel-count instruction returns '0', the SPU Write Outbound Mailbox Queue is full.

  If the read channel-count instruction returns a non-zero value, the value indicates the number of free entries in the SPU Write Outbound Mailbox Queue.

- When the queue has free entries, the SPU can write to this channel without stalling the SPU.
   Polling SPU Write Outbound Mailbox or SPU Write Outbound Interrupt Mailbox.

/\* To write the value 1 to the SPU Write Outbound Interrupt Mailbox instead

- \* of the SPU Write Outbound Mailbox, simply replace SPU\_WrOutMbox
- \* with SPU\_WrOutIntrMbox in the following example.\*/

unsigned int mb\_value;

do {

/\* Do other useful work while waiting.\*/

} while (!spu\_readchcnt(SPU\_WrOutMbox)); // 0 → full, so something useful

spu writech(SPU WrOutMbox, mb value);

14 June 2007



## Polling for or Block on an SPU Write Outbound Mailbox Available Event

```
#define MBOX_AVAILABLE_EVENT 0x00000080
unsigned int event_status;
unsigned int mb_value;
spu_writech(SPU_WrEventMask, MBOX_AVAILABLE_EVENT);
do {
    /*
    * Do other useful work while waiting.
    */
} while (!spu_readchcnt(SPU_RdEventStat));
event_status = spu_readch(SPU_RdEventStat); /* read status */
spu_writech(SPU_WrEventAck, MBOX_AVAILABLE_EVENT); /* acknowledge event */
spu_writech(SPU_WrOutMbox, mb_value); /* send mailbox message */
    * NOTES: To block, instead of poli, simply delete the do-loop above.
```

64 © 2007 IBM Corporatio

#### IBM T.J. Watson Research Center



#### **PPU reads SPU Outbound Mailboxes**

- PPU must check Mailbox Status Register first
  - check that unread data is available in the SPU Outbound Mailbox or SPU Outbound Interrupt Mailbox
  - otherwise, stale or undefined data may be returned
- To determine that unread data is available
  - PPE reads the Mailbox Status register
  - extracts the count value from the SPU\_Out\_Mbox\_Count field
- count is
  - non-zero → at least one unread value is present
  - zero → PPE should not read but poll the Mailbox Status register



#### SPU Read Inbound Mailbox

66 © 2007 IBM Corpor

#### IBM T.J. Watson Research Center



### **SPU Read Inbound Mailbox Channel**

- Mailbox is FIFO queue
  - If the SPU Read Inbound Mailbox channel (SPU\_RdInMbox) has a message, the value read from the mailbox is the oldest message written to the mailbox.
- Mailbox Status (empty: channel count =0)
  - If the inbound mailbox is empty, the SPU RdInMbox channel count will read as '0'.
- SPU stalls on reading empty mailbox
  - If SPE software reads from SPU\_RdInMbox when the channel count is '0', the SPU will stall on the read. The SPU remains stalled until the PPE or other device writes a message to the mailbox by writing to the MMIO address of the mailbox.
- When the mailbox is written through the MMIO address, the channel count is incremented by '1'.
- When the mailbox is read by the SPU, the channel count is decremented by '1'.



### **SPU Read Inbound Mailbox Characteristics**

- The SPU Read Inbound Mailbox can be overrun by a PPE in which case, mailbox message data will be lost.
- A PPE writing to the SPU Read Inbound Mailbox will not stall when this mailbox is full.

68 © 2007 IBM Corporatio

IBM T.J. Watson Research Center



## **PPE Access to Mailboxes**

- PPE can derive "addresses" of mailboxes from spe thread id
- First, create SPU thread, e.g.:

```
speid_t spe_id;
```

spe\_id = spe\_create\_thread(0,spu\_load\_image,NULL,NULL,-1,0);

- spe\_id has type speid\_t (normally an int)
- PPE mailbox calls use spe\_id to identify desired SPE's mailbox
- Functions are in libspe.a



## Read: PPE Mailbox Queue – PPE Calls (libspe.h)

- "SPU outbound" mailbox
- Check mailbox status:

```
unsigned int count;
count = spe_stat_out_mbox(spe_id);
```

- count = 0 → no data in the mailbox
- otherwise, count = number of incoming 32-bit words in the mailbox
- Get mailbox data:

```
unsigned int data;
data = spe_read_out_inbox(spe_id);
```

- data contains next 32-bit word from mailbox
- routine is non-blocking
- routine returns MFC ERROR (0xFFFFFFF) if no data in mailbox

**70** © 2007 IBM Corporatio

#### IBM T.J. Watson Research Center



## Write: PPE Mailbox Queues - SPU Calls (spu\_mfcio.h)

- "SPU outbound" mailbox
- Check mailbox status:

```
unsigned int count;
count = spu_stat_out_mbox();
```

- count = 0 → mailbox is full
- otherwise, count = number of available 32-bit entries in the mailbox
- Put mailbox data:

```
unsigned int data;
spu_write_out_mbox(data);
```

- data written to mailbox
- routine blocks if mailbox contains unread data

71 | 14-June 2007 © 2007 IBM Corporation



## **PPE Interrupting Mailbox Queue – PPE Calls**

- "SPU outbound" interrupting mailbox
- Check mailbox status:

```
unsigned int count;
count = spe stat out intr mbox(spe id);
```

- count = 0 → no data in the mailbox
- otherwise, count = number of incoming 32-bit words in the mailbox
- Get mailbox data:
  - interrupting mailbox is a privileged register
  - user PPE applications read mailbox data via spe\_get\_event

72 © 2007 IBM Corporation 14 June 2007

IBM T.J. Watson Research Center



## **PPE Interrupting Mailbox Queues – SPU Calls**

- "SPU outbound" interrupting mailbox
- Put mailbox data:

unsigned int data;

spe\_write\_out\_intr\_mbox(data);

- data written to interrupting mailbox
- routine blocks if mailbox contains unread data
- defined in spu\_mfcio.h

73 © 2007 IBM Corporation



## Write: SPU Mailbox Queue - PPE Calls (libspe.h) • "SPU inbound" mailbox

- Check mailbox status:

```
unsigned int count;
count = spe stat in mbox(spe id);
```

- count = 0 → mailbox is full
- otherwise, count = number of available 32-bit entries in the mailbox
- Put mailbox data:

```
unsigned int data, result;
result = spe_write_in_mbox(spe_id,data);
```

- data written to next 32-bit word in mailbox
- mailbox can overflow
- routine returns 0xFFFFFFF on failure

74 14 June 2007

IBM T.J. Watson Research Center



## Read: SPU Mailbox Queue - SPU Calls (spu\_mfcio.h)

- "SPU inbound" mailbox
- Check mailbox status:

```
unsigned int count;
count = spu_stat_in_mbox();
```

- count = 0 → no data in the mailbox
- otherwise, count = number of incoming 32-bit words in the mailbox
- Get mailbox data:

```
unsigned int data;
data = spu_read_in_mbox();
```

- data contains next 32-bit word from mailbox
- routine blocks if no data in mailbox



## **Example using libspe2.x**

76 9 2007 IBM C

#### IBM T.J. Watson Research Center



## The PPU program

```
#include <stdio.h>
//#include <libspe.h>
//#include <libspe.h>
//#include <libspisc.h>
#include <string.h>
#include <libspe2.h>
//spu program
extern spe_program_handle_t getbuf_spu;
//local buffer
unsigned char buffer[128] __attribute__ ((aligned(128)));
//spe context
spe_context_ptr_t speid;
unsigned int flags = 0;
unsigned int entry = SPE_DEFAULT_ENTRY;
spe_stop_info_t stop_info;
int rc;
```

```
int main (void)
{
    strcpy (buffer, "Good morning!");
    printf("Original buffer is %s\n", buffer);
    speid = spe_context_create(flags, NULL);
        spe_program_load(speid, &getbuf_spu);
    rc = spe_context_run(speid, &entry, 0, buffer, NULL, &stop_info);
    spe_context_destroy(speid);
    printf("New modified buffer is %s\n", buffer);
    return 0;
}
```

77



## The SPU program

```
#include <stdio.h>
#include <string.h>
#include <dibmisc.h>
#int main(unsigned long long speid, unsigned long long argp, unsigned long long envp)

int mag = 31, tag_ mask = 1<<tag;
#/ DMA in buffer from PPE
mfc_get(buffer, (unsigned long long)argp, 128, tag, 0, 0);
mfc_write_tag_mask(tag_mask);
mfc_read_tag_status_any();
printf("SPE received buffer \"%s\"n", buffer);
#/ modify buffer
strcpy (buffer, "Good Morning!");
printf("SPE sent to PPU buffer \"%s\"\n", buffer);
#/ DMA out buffer to PPE
mfc_put(buffer, (unsigned long long)argp, 128, tag, 0, 0);
mfc_write_tag_mask(tag_mask);
mfc_read_tag_status_any();
return 0;

}
```

PROGRAM\_spu := getbuf\_spu
LIBRARY\_embed := getbuf\_spu.a
IMPORTS = -lmisc
include \$(CELL\_TOP)/make.footer

78 14 June 2007

© 2007 IBM Corporation

#### IBM T.J. Watson Research Center



## **DMA Example: Read into Local Store**

79 | 14-June 2007 © 2007 IBM Corporation



## **Graphics Workloads**

80 14 June 2007 © 2007 IBM Corporation

#### IBM T.J. Watson Research Center



## **Cell Servers for Online Gaming**



#### Motivation

- Server side physics to enable next generation MMOGs
- Current video games perform limited amount of physical simulation
  - Not enough client CPU resources



## Rigid Body Dynamics

- Objects in the game world are represented by one or more rigid bodies; a sparsely populated world will have about 1000 rigid bodies
  - 6 degrees of freedom per rigid body
  - Linear position of the body's center of mass and linear velocity are represented by a 3 vector
  - Orientation representation is a unit quaternion
  - Angular velocity is a 3 vector
- Forces and constraints define interactions between rigid bodies and allow joints, hinges, etc. to be implemented
- The physics engine provides real-time simulation of the interaction between the rigid bodies

82 © 2007 IBM Corporatio

IBM T.J. Watson Research Center



## Sparse Matrix Data Structures on Cell

- Matrix is block-sparse with 6x6 blocks
  - diagonal blocks represent bodies and
  - off-diagonal blocks represent forces between bodies
- Typical 65-body scene has ~200 nonzero blocks in a 65x65-block matrix
- Diagonal elements are assumed nonzero and are stored as a "block" vector for fast access
- Off-diagonal elements are stored in linked lists (one per block row) of block data and associated block column position
- 6x6 float block data is currently stored in column-major form in a padded 8x6 block for ease of access
- Vectors used in sparse matrix multiplication are similarly stored with one unused float per three elements

© 2007 IBM Corporation



## **Numerical Integration**

- Game world is partitioned into non-interacting groups of 1 or more rigid bodies which can be simulated on a single SPU (maximum of about 120 bodies per group).

  SPU performs semi-implicit integration step for a second-order rigid body dynamics system using conjugate gradient squared algorithm;
- basic operation is multiplication of a 6x6-block-sparse matrix by a vector and multiplication of the matrix transpose by a second vector
   Output of the integration step gives the change in velocity and angular velocity for each rigid body over one time step Integration algorithm:
- - Calculate the components of A and b. v0 and W are trivial to extract. f0 must be calculated. df\_dx and df\_dv both require considerable computational effort to calculate.
  - 2. Form A and b.
  - 3. solve  $A^*$ delta v = b by a conjugate gradient method.
  - 4. step the system from Y0 to Y1 by delta\_v. This is nearly trivial except that integrating orientation is slightly ugly.

84 14 June 2007

#### IBM T.J. Watson Research Center



## SPU Implementation: Rigid Body Structures

```
struct Rigid_Body {
    //state
    Vec3 position;
    Quaternion or Matrix33 orientation;
    Vec3 velocity;
    Vec3 angular_velocity
    //mass params
    float inverse_mass;
    Matrix33 inverse_inertia;
    //other params:
                                         //other params:
float coeffecient_friction;
float coeffecient_damping;
```

```
The forces can be global, unary, or binary. Here are examples of two common binary forces: struct Point_To_Point_Constraint_Force {
                                 int index_body_a;
int index_body_b;
                                  Vec3 point_body_space_a;
Vec3 point_body_space_b;
       };
struct Contact_Force {
    int index_body_a;
    int index_body_b;
    Vec3 point_world_space;
    Vec3 normal_world_space;
                                  float penetration;
       };
```



#### Intermediate data structures

int column\_index; Element\* pointer\_next;

); Block\* rows[NUM\_BODIES];

- ally 6x6 blocks are padded to 8x6. The matrix is stored in a column major fashion, with padding on the 4th and 8th element to match padding in v0 and f0: linear, linear, angular; thas a singly linked list to the elements. The list is maintained to be sorted by increasing column\_index, so that find/insert operations can early out (given that there is never an insert without a find, oc sot to maintaining this sort order): ct., Sparse, Matrix 2; struct Block { Matrix 8f m:

Block\* rows[NUM\_BODIES]:

86 14 June 2007

#### IBM T.J. Watson Research Center



## **Numerical Integration Steps**

#### Steps 1-4 are performed on the SPE.

- Calculate the components of A and b. v0 and W are trivial to extract. f0 must be calculated. df\_dx and df\_dv both require considerable computational effort to calculate.
- 2. Form A and b
- 3. solve A\*delta\_v = b by a conjugate gradient method.
- 4. step the system from Y0 to Y1 by delta\_v

#### The steps of the SPE implementation:

- Initialize A and b to zero.
- 2. Construct A
  - By looping over each global, unary, and binary force, and calculating its force contribution and its derivatives, multiplying by the appropriate factors and accumulating into A and b
    - 1. Example: for a binary force we accumulate  $df_dv + h^*df_dx$  into A and  $f0 + h^*(df_dx^*v0)$  is accumulated into b
    - 2. For each binary force (between bodies of index i and j):
      - 1. Find/allocate the blocks (i,i), (j,j), (i,j) and (j,i) of A



## **Numerical Integration Steps (cont)**

- Calculate the force the exact calculation of course depends on what type of binary force is required, but generally uses auxiliary force data (such as body space positions) and the two rigid body's kinematic state.

  Calculate the derivatives. The force is logically two 6-vectors (one for each body), and its derivative with respect to a 6-vector body state (position or velocity) is logically a 6x6 matrix. A and b are finalized this involves the h\*W premultiply.
  - b = h\*w\*b

- 4. Solve A=b by a conjugate gradient method.
  Why was conjugate gradient squared chosen?

  The preferred choice is bi-conjugate gradient, but this requires multiplies by A transpose
  - The sparse matrix transpose times vector can be written in a row-oriented fashion, but having the inner 6x6 logical block efficiently support both multiplication with a logical 6-vector and multiplication of its transpose with a logical 6-vector may be more expensive than the alternative conjugate gradient squared.

    Caching the transpose of the blocks would likely take too much memory

88 14 June 2007

#### IBM T.J. Watson Research Center



## Conjugate Gradient Squared Method

- The conjugate gradient squared method only requires A times a vector however, it has been found in practice to converge more slowly.
- Each iteration of the conjugate gradient performs two matrix vector products along with a handful of vector scales, adds, and inner products. The matrix product is the only non-trivial operation. It looks like this:

```
void mul(Vec8* res, const Block_Sparse_Matrix2& A, const Vec8* x)
         for (int i = 0; i < num\_bodies; ++i) {
                             Vec8 sum = 0:
                             for (Block* b=A.rows[i]; b; b = b->pointer_next)
                                                 sum += b->m * x[b->column_index];
```

 $Where \ , b -> m * x [b -> column\_index] \ is \ pseudo \ code \ for \ Column\_Major\_Matrix86 \ times \ Vec 8 \ which \ is \ basically \ trivial \ SPE \ code.$ 



## SPU Sparse Matrix Multiply Code

```
void mul(vf4 d[], const SPU_Sparse_Matrix_Element* const A[], const vf4 x[]) {
          PROFILER(mul);
          int i;
for (i=0; i < nv/2; ++i) {
    const SPU_Sparse_Matrix_Element* p = A[i];
                    vf3 s0 = vf3_zero;
vf3 s1 = vf3_zero;
                   while (p) {
    int j = p>j;
    s0 = spu_add(s0, xform_vf3(&p->a.a[0][0], x[2*j+0]));
    s0 = spu_add(s0, xform_vf3(&p->a.a[0][1], x[2*j+1]);
    s1 = spu_add(s1, xform_vf3(&p->a.a[10], x[2*j+1]);
    s1 = spu_add(s1, xform_vf3(&p->a.a[1][1], x[2*j+1]);
                              p = p->Pnext;
```

14 June 2007

#### IBM T.J. Watson Research Center



## Memory constraints and workload size

- The number of matrix blocks required is less than num\_bodies + 2\*num\_binary\_forces A typical 65 rigid body scene had approximately 400 contacts and 200 matrix block elements SPU memory usage for integrating this example scene follows:
  - Input:

num\_bodies\*sizeof(Padded(Rigid\_Body)) = 65\*160B = 10400B num\_contacts\*sizeof(Padded(Contact\_Force)) = 400\*48B = 19200B TOTAL= 29600B

Output:

num\_bodies\*sizeof(Padded(Rigid\_Body\_Step)) = 65\*32B = 2080B

num\_bodies\*sizeoi(raduedit.igid\_body) = 65\*64B = 4160B num\_vectors\*num\_bodies\*sizeof(Padded(W\_Element)) = 65\*64B = 4160B num\_bodies\*sizeof(Block\*) = 65\*4B = 260B num\_bodies\*sizeof(Block\*) = 65\*4B = 200B num\_bodies\*sizeof(Block\*) = 200\*208B = 41600B TOTAL = 62660B

- Including double buffering the input and output areas, we use a total of 126,020B Maximum workload is probably less than 120 bodies



## Ray Tracing: Quaternion Julia Sets on the GPU









- Keenan Crane (University of Illinois) GPU implementation
- Based on "Ray Tracing Deterministic 3-D Fractals" Computer Graphics, Volume 23, Number 3, July 1989
- "This kind of algorithm is pretty much ideal for the GPU extremely high arithmetic intensity and almost zero bandwidth usage" – Keenan Crane

92 © 2007 IBM Corporation

IBM T.J. Watson Research Center



### **Optimal Data Organization:**

#### Array of Structures versus Structure of Arrays

(1) Array of Structures

Structure data organization for single triangle

Vertex a	x	у		w
Vertex b	x	у	z	w
Vertex c	x	у	Z	w

Typedef struct \_Triangle { vector float a, b, c } Triangles;

Triangles triangles[];

- AOS data-packing approach can produce small code sizes, but
  - Typically less than optimal for SIMD architectures
  - Generally requires significant loop-unrolling to improve its efficiency
  - Memory wasted
    - If the vertices contain fewer components than the SIMD vector can hold, e.g., 3 components instead of four

93 © 2007 IBM Corporation



### **Optimal Data Organization:**

#### Array of Structures versus Structure of Arrays

(2) Structure of Arrays for 4 Triangles
Structure data organization for 4 triangles

a[0]: x1,x2,x3,x4	Triangle 1	Triangle 2	Triangle 3	Triangle 4
a[1]: y1,y2,y3,y4	Triangle 1	Triangle 2	Triangle 3	Triangle 4
a[2]: z1,z2,z3,z4	Triangle 1	Triangle 2	Triangle 3	Triangle 4
b[0]: x1,x2,x3,x4	Triangle 1	Triangle 2	Triangle 3	Triangle 4
b[1]: y1,y2,y3,y4	Triangle 1	Triangle 2	Triangle 3	Triangle 4
b[2]: z1,z2,z3,z4	Triangle 1	Triangle 2	Triangle 3	Triangle 4
c[0]: x1,x2,x3,x4	Triangle 1	Triangle 2	Triangle 3	Triangle 4
c[1]: y1,y2,y3,y4	Triangle 1	Triangle 2	Triangle 3	Triangle 4
c[2]: z1,z2,z3,z4	Triangle 1	Triangle 2	Triangle 3	Triangle 4

Struct Triangles {
 Vector float a[3], b[3], c[3];
}

- SOA data-packing approach can be more efficient for some algorithms
  - Typically executes well on SIMD architectures
  - Less memory wasted
  - Usually more complex code


94 14 June 2007


© 2007 IBM Corporation

#### IBM T.J. Watson Research Center



### **Performance**





7 SPEs used for rendering + 1 SPE reserved for image compression

95 © 2007 IBM Corporation



## **Texture Mapping the Julia Set**

- Texture references:
  - Difficult to set up (predict) DMAs in advance
  - Significant spatial & temporal locality
  - Small working set size (16-32 kb)
- Texture memory organization
  - Consistency with framebuffer rendering order
    - Tiled framebuffer memory → Tiled texture memory
- Cache layout organization
  - Use cache line size == texture tile size

\* Findings from *The Design and Analysis of a Cache Architecture for Texture Mapping*, Ziyad S. Hakura, and Annop Gupta [Stanford, 1997]

14 June 2007

96

© 2007 IBM Corporation

IBM T.J. Watson Research Center



## High Level API's

- Simplify programming
  - Hide details of DMA
- Common Operations
  - Cached data read, write
  - Pre-touch
  - Flush
  - Invalidate
  - etc.

```
#include <spe_cache.h>
#define LOAD1(addr)
   * ((char *) spe_cache_rd(addr))
#define STORE1(addr, c)
   * ((char *) spe_cache_wr(addr)) = c

void memcpy_ea(uint dst, uint src, uint size)

{
   while (size > 0) {
      char c = LOAD (src);
      STORE (dst, c);
      size--;
      src++;
      dst++;
   }
}
```

97 | 92007 IBM Corporation



#### Low level Cache API

- Depend on cache type
- Programmer directly controls
  - Look up
  - Branch to miss handler
  - Wait for DMA completion
- Custom interfaces
  - Multiple lookups
  - Special data types
  - Cache locking

```
#include <spe_cache.h>
unsigned int __spe_cache_rd(unsigned int ea) {
    unsigned int ea_aligned = (ea) & ~SPE_CACHELINE_MASK;
    int set, line, byte, missing;
    unsigned int ret;

missing = _spe_cache_dmap_lookup_(ea_aligned, set);
line = _spe_cacheline_num_(set);
byte = _spe_cacheline_byte_offset_(ea);
ret = *((unsigned int *) &spe_cache_mem[line + byte]);
if (unlikely(missing)) {
    _spe_cache_miss_(ea_aligned, set, 0, 1);
    spu_writech(22, SPE_CACHE_SET_TAGMASK(set));
    spu_mfcstat(MFC_TAG_UPDATE_ALL);
    ret = *((unsigned int *) &spe_cache_mem[line + byte]);
    }
    return ret;
}
```

98 © 2007 IBM Corporatio

IBM T.J. Watson Research Center



## **Example: SPE Texture Mapping**

- Texturing maps images onto 3-D surfaces
- Cube environment mapping reflects image data from 1 of 6 surrounding texture maps
- Fresnel reflection & refraction increase realism, complexity of texture look up
- Animated 3-D Julia Set Fractal



99 © 2007 IBM Corporatio



## Interactive Ray-tracing

## Renewed interest from Graphics Community

- Global Illumination
- Rendering time scales sub linearly with scene complexity
- Scales well on multi-core processors
- Mathematically elegant
- Algorithmically simple





Courtesy of Barry Minor, IBM Quasar Design Center

#### IBM T.J. Watson Research Center



# IBM iRT Interactive Ray-tracer

- Visualization of Huge Digital Models
- Powered by IBM QS20 Blades
- 720p and 1080p HDTV Output
- Seamless Scale Out
  - More Blades
  - More Cells
  - More performance
- Real-time Ambient Occlusion
- Server Side Rendering
  - Image Encode
  - IB or Network Image Delivery
- Dynamic Load Balancing
  - Across Multiple Blades, Cells, & SPEs





© 2007 IBM Corporation



### **IBM iRT**

### **Supported Rendering Features**

- Texture Maps
  - Bilinear Filtering
- Bump Maps
  - Blinn Style
- Phong Lighting Model
  - Phong Shading
- Multi-Sampling
  - 1, 4, 16 Samples per Pixel
  - Jitter Sampled
- Ambient Occlusion
  - 4, 16, 64 Random Samples per Primary
- Optical Effects
  - Reflection, Refraction


102 14 June 2007

© 2007 IBM Corporation

#### IBM T.J. Watson Research Center

Performance Scales Across SPFs






QS20 Blades, FC5, Cell SDK 2.0

2 3 4 5 6 7 8 9 10 11 12 13 14 15 SPEs

103 © 2007 IBM Corporation





QS20 Blades, FC5, Cell SDK 2.0

104

14 June 2007

© 2007 IBM Corporation

#### IBM T.J. Watson Research Center





Primary, Shadow, Secondary, Global illumination – 288 Rays per Pixel

105

14 June 2007 © 2007 IBM Corporal



## Ray-Triangle Intersection

```
| Static inline int issect_myd_thangle (corest shock myd_ren, conditional p(s), htt_med="ren, conditional p(s), htt,med="ren, conditional p(s), htt,med="ren,
```

IBM T.J. Watson Research Center

14 June 2007

IHM

#### **Demos**

106



City



Lamborghini



## Thank you

108 © 2007 IBM Corporation 14 June 2007

IBM T.J. Watson Research Center



Questions?

14 June 2007 © 2007 IBM Corporation



(c) Copyright International Business Machines Corporation 2005. All Rights Reserved. Printed in the United Sates April 2005.

The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.

IBM IBM Logo Power Architecture

Other company, product and service names may be trademarks or service marks of others.

All information contained in this document is subject to change without notice. The products described in this document are NOT intended for use in applications such as implantation, life support, or other hazardous uses where malfunction could result in death, bodily injury, or catastrophic property damage. The information contained in this document does not affect or change IBM product specifications or warranties. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. All information contained in this document was obtained in specific environments, and is presented as an illustration. The results obtained in other operating environments may vary.

While the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made.

THE INFORMATION CONTAINED IN THIS DOCUMENT IS PROVIDED ON AN "AS IS" BASIS. In no event will IBM be liable for damages arising directly or indirectly from any use of the information contained in this document.

IBM Microelectronics Division 1580 Route 52, Bldg. 504 Hopewell Junction, NY 12533-6351 The IBM home page is http://www.ibm.com
The IBM Microelectronics Division home page is
http://www.chips.ibm.com

110 © 2007 IBM Corporatio



## The RapidMind Development Platform

Michael McCool



#### Basic Concepts

- Background
- Performance
- Architecture
- Basic vocabulary
- Defining program objects
- Parallel programming model
- Loop conversion example

#### Advanced Topics

- Accessors and copying semantics
- Applications of dynamic code generation
- Design patterns
- Acceleration strategies
- Program manipulation

#### Application Examples

- Crowd simulation, FFT and convolution, raytracing



## RapidMind Development Platform

- Single-source solution for portable parallel programming
- Safe and deterministic data-parallel programming model
- Scalable to arbitrary number of cores
- Integrates with existing C++ compilers

## Can be used for programming multiple targets

- Unified programming model for both accelerators and CPUs
- Support for both GPUs and Cell BE generally available
- Prototype backend demonstrated on multi-core CPU



## Programmability

- Just an ISO standard C++ library
- No new tools or workflow
- No need for low-level understanding of the processor(s)
- Expressive, safe, modular, and easy to learn

#### Performance

- Leverages all available computational resources
- Encourages and supports scalable data parallelism

## Portability

- Application programming independent of OS or target platform
- New processors supported without change to application



## • Use existing ISO standard C++ compiler:

- Just include a header file, link to a library
- Single-source solution, can be used with existing code bases
- Does not require modification of debugging and build environments


## Allows specification of arbitrary computation:

- **NOT** just a library of canned functions
- Uses its own runtime optimizing code generator
- User can specify arbitrary computational kernels
- Staged compilation strategy avoids overhead of C++




- Multiple hardware targets:
  - NVIDIA GPUs
  - AMD/ATI GPUs
  - Cell BE
  - Prototype for x86 multi-core demonstrated
- Independent of number of cores
- Independent of memory model
  - Shared or distributed
- If main processor does not change, can support new co-processor without even recompiling program






- QJulia application
- Compared with IBM SDK implementation
- Comparable performance with same optimizations
- Additional optimizations possible with only a few lines of code that nearly doubled performance over IBM implementation
- Overall code size and complexity significantly lower than that of IBM SDK implementation





- Financial quasi Monte-Carlo option-pricing benchmark done in "competition" with HP
- CPU code independently tuned by HP
- GPU implementation over 30x faster than single-core CPU implementation





- Same financial quasi Monte-Carlo optionpricing benchmark as for GPU benchmark
- RapidMind implementation basically the same as the GPU implementation
- Prototype backend targeting four CPU cores
- RapidMind over 2x faster on one core, 8x faster on four cores



- Vocabulary for parallel programming
  - Set of nouns (types) and verbs (operations)
  - Added to existing standard language: ISO C++
- A language implemented as an API



#### API

- Issue a sequence of function calls
- Manipulate state
- Must issue calls in a certain order
- Store sequences of calls in buffers (display lists)
- Play back sequences of calls


## Languages

- Issue a sequence of statements
- Manipulate variables
- Must have a certain syntax
- Encapsulate sequences of statements in functions
- Call functions to execute code



- A C++ API
  - for specifying data-parallel computation
- A data-parallel programming language
  - embedded inside C++







## RapidMind Interface

## Simple API:

- Data Types: Arrays and Values
- Program Objects: similar to C++ functions
- Operations: C++ and matrix-vector library
- Collectives: reductions, scatter, gather, etc.

#### To use:


- #include <rapidmind/platform.hpp>
- using namespace rapidmind;
- link to rmplatform

14




Purpose	Туре
Container for fixed-length data	Value
Container for variable-sized multidimensional data	Array
Container for computations	Program
















• Operators act componentwise:

• Swizzling and writemasking:

```
Value4f c;
c(2,1,0)
c(0,0,0)
c(1,1,2,3)
c[3]
```



Can declare functions in the usual way:

```
Value3f
reflect (Value3f v, Value3f n) {
    return Value3f(2.0*dot(n,v)*n - v);
}
```

- Standard library
  - Matrix operations
  - Geometric operations
  - Trigonometry
  - Exponentials and logarithms
  - Splines, interpolation, and polynomials
  - etc.



- Immediate mode:
  - Execute operations on RapidMind types on host
  - Acts like a standard matrix-vector library
- Retained mode:
  - Enter retained mode with **BEGIN**, exit with **END**
  - Record operations on RapidMind types
    - Same operations that work in immediate mode
  - Store operations in **Program** object
  - Compile captured operations for coprocessor
    - Dynamic compilation

Dynamic construction of remote procedure call



## **Program Definition**

```
Declaration

p = BEGIN {

In<Value3f> a, b;

Out<Value3f> c;

Value3f d = f(a, b);
 c = d + a * 2.0f;
}
END;

Computation
```

# RAPIDMIND Program Application

Apply programs to arrays, get new arrays

$$C = p(A,B);$$

Invokes parallel execution



## **Array Semantics**

- Arrays use by-value semantics
  - Can assign arrays with O(1) cost
  - Strong modularity
  - Simple and easy to understand
  - Consistent with value tuples
- Most data copies can be optimized away
  - Copies only required to complete partial updates
  - Parallel assignment means partial updates can be avoided
- By-reference semantics available:
  - Via the ArrayAccessor type



# SPMD Data Parallel Programming Model

## **Apply functions to arrays:**


- Application: C = f(A,B)
- May have control flow (SPMD model)
- May perform random reads from other arrays
- Can read and write to subarrays

## Apply collective operations to arrays:

- Reduce: a = reduce(p,A)

- Gather: A = B[U]- Scatter: A[U] = B

- Others...







## **Control Flow**

```
Program p;

p = BEGIN {
    In<Value3f> a, b;
    Out<Value3f> c;

    Value3f d = f(a, b);
    IF (all(a > 0.0f)) {
       c = d + a * 2.0f;
    } ELSE {
       c = d - a * 2.0f;
    } ENDIF;
} END;
```




# Control Flow: SPMD vs. SIMD

#### SIMD:

- Single Instruction, Multiple Data
- Kernels include sequences of simple instructions
- Take constant amount of time to execute

#### SPMD:

- Single Program,Multiple Data
- Kernels may include control flow (loops and conditionals)
- Can avoid unnecessary work



SPMD includes but is intrinsically more powerful than SIMD




### SIMD scheduling

 Assumes constant time per kernel

### **SPMD** scheduling

- Takes variable execution time into account
- Load balancing distributes workload evenly across cores




# RAPIDMIND Conversion Example

```
#include <cmath>

float f;
float a[512][512][3];
float b[512][512][3];

float func(
  float r, float s
) {
  return (r + s) * f;
}

void func_arrays() {
  for (int x = 0; x<512; x++) {
    for (int y = 0; y<512; y++) {
      for (int k = 0; k<3; k++) {
        a[y][x][k] =
            func(a[y][x][k],b[y][x][k]);
      }
    }
}</pre>
```



# RAPIDMIND Access API

#### #include <cmath>

```
float f;
float a[512][512][3];
float b[512][512][3];
float func(
float r, float s
) {
return (r + s) * f;
void func_arrays() {
for (int x = 0; x<512; x++) {
 for (int y = 0; y < 512; y + +) {
   for (int k = 0; k < 3; k + +) {
    a[y][x][k] =
      func(a[y][x][k],b[y][x][k]);
  }
 }
}
```

#include <rapidmind/platform.hpp>
#include <rapidmind/shortcuts.hpp>
using namespace rapidmind;

# RAPID MIND Types

```
#include <cmath>
float f;
float a[512][512][3];
float b[512][512][3];

float func(
  float r, float s
) {
  return (r + s) * f;
}

void func_arrays() {
  for (int x = 0; x<512; x++) {
    for (int y = 0; y<512; y++) {
      for (int k = 0; k<3; k++) {
        a[y][x][k] =
           func(a[y][x][k],b[y][x][k]);
      }
    }
}</pre>
```

```
#include <rapidmind/platform.hpp>
#include <rapidmind/shortcuts.hpp>
using namespace rapidmind;

Value1f f;
Array<2,Value3f> a(512,512);
Array<2,Value3f> b(512,512);

Value3f func(
   Value3f r, Value3f s
) {
   return (r + s) * f;
}
```

# RAPIDMIND 1 B Replace Types

```
#include <cmath>
float f;
float a[512][512][3];
float b[512][512][3];
float func(
 float r, float s
) {
return (r + s) * f;
void func_arrays() {
 for (int x = 0; x<512; x++) {
 for (int y = 0; y < 512; y + +) {
   for (int k = 0; k < 3; k + +) {
    a[y][x][k] =
      func(a[y][x][k],b[y][x][k]);
  }
 }
}
```

```
#include <rapidmind/platform.hpp>
#include <rapidmind/shortcuts.hpp>
using namespace rapidmind;

Value1f f;
Array<2,Value3f> a(512,512);
Array<2,Value3f> b(512,512);

template <typename T>
T func(
   T r, T s
) {
   return (r + s) * f;
}
```

## RAPIDMIND 2

# 2 Capture Computations

```
#include <cmath>
float f;
float a[512][512][3];
float b[512][512][3];

float func(
  float r, float s
) {
  return (r + s) * f;
}

void func_arrays() {
  for (int x = 0; x<512; x++) {
    for (int y = 0; y<512; y++) {
      for (int k = 0; k<3; k++) {
        a[y][x][k] =
            func(a[y][x][k],b[y][x][k]);
      }
    }
}</pre>
```

```
#include <rapidmind/platform.hpp>
#include <rapidmind/shortcuts.hpp>
using namespace rapidmind;
Value1f f;
Array<2, Value3f> a(512,512);
Array<2, Value3f> b(512,512);
Value3f func(
Value3f r, Value3f s
) {
 return (r + s) * f;
void func_arrays() {
 Program func_prog = BEGIN {
 In<Value3f> r, s;
 Out<Value3f> q;
  q = func(r,s);
 } END;
```

# Parallel Execution

```
#include <cmath>
float f;
float a[512][512][3];
float b[512][512][3];

float func(
  float r, float s
) {
  return (r + s) * f;
}

void func_arrays() {
  for (int x = 0; x<512; x++)
    for (int y = 0; y<512; y++) {
      for (int k = 0; k<3; k++) {
        a[y][x][k] =
            func(a[y][x][k],b[y][x][k]);
      }
    }
}</pre>
```

```
#include <rapidmind/platform.hpp>
#include <rapidmind/shortcuts.hpp>
using namespace rapidmind;
Value1f f;
Array<2, Value3f> a(512,512);
Array<2, Value3f> b(512,512);
Value3f func(
Value3f r, Value3f s
return (r + s) * f;
void func_arrays() {
Program func_prog = BEGIN {
  In<Value3f> r, s;
 Out<Value3f> q;
 q = func(r,s);
 } END;
 a = func_prog(a,b);
```

# RAPIDMIND

## **Usage Summary**

## • Usage:

- Include platform header
- Link to runtime library

#### Data:

- Tuples
- Arrays
- Remote data abstraction

#### Programs:

- Defined dynamically
- Execute on coprocessors
- Remote procedure abstraction

```
#include <rapidmind/platform.hpp>
#include <rapidmind/shortcuts.hpp>
using namespace rapidmind;
Value1f f;
Array<2, Value3f> a(512,512);
Array<2, Value3f> b(512,512);
Value3f func(
 Value3f r, Value3f s
  return (r + s) * f;
void func_arrays() {
Program func_prog = BEGIN {
 In<Value3f> r, s;
  Out<Value3f> q;
  q = func(r,s);
 } END;
 a = func_prog(a,b);
```



## **Feature Summary**

- Abstractions for both code and data
- Generate and manipulate code explicitly
  - C++ modularity
  - FORTRAN execution efficiency
- Can target GPU as well as Cell BE
- Simple, safe programming model
- Single-source ISO standard C++ program:
  - No extensions needed
  - Use your existing compiler



## **Advanced Topics**

- Accessors
  - Extracting and accessing subarrays
  - Copying semantics
- Metaprogramming
  - Applications of dynamic code generation
- Design patterns
  - Processor pattern
  - Compiler pattern
- Acceleration strategies
  - Loop conversion
  - Interpreter conversion
  - Task conversion
- Program manipulation
  - Program algebra



#### Accessors

#### offset(A,n)

- Drop first n elements of A

#### shift(A,n)

- Translate index into array A by n

#### take(A,n)

- Drop all but first n elements of A

#### slice(A,i,j)

- Extract subarray from i to j, inclusive

#### stride(A,k)

- Extract every kth element


#### Return instance of ArrayAccessor type

- References subarray "view", does not copy



- Assignment to an Array:
  - by-value
  - assignment replaces destination
  - allocates new memory if needed
- Assignment to an ArrayAccessor:
  - by-value
  - assignment copies into destination
- Explicit copying can be forced with copy function
- Memory automatically freed if no longer referenced







- Efficient on a variety of computer architectures
  - Shared memory machines
  - Distributed memory machines
  - Vector/stream machines
- Predictable memory access patterns
- Scales to arbitrary number of processors
- Single thread of control
  - Simple extension of existing programming practice
  - No explicit synchronization needed
  - No deadlocks or non-determinism
  - Debugging simplified



## Advantages of Metaprogramming

- Object-oriented overhead of C++ avoided
  - Platform *only* compiles operations on RapidMind types
  - Structure with C++: templates, objects, namespaces, ...
  - Run like FORTRAN (or better)
- Metaprogramming can be used to build
  - Parameterized code, with possible automatic tuning
  - Code generated algorithmically
  - Code that adapts to hardware platform
  - Code that adapts to or is generated based on data
  - Compilers from interpreters
  - Higher order functions to parameterize operations



- Processor pattern
  - Manage code generation and initialization
  - Encapsulate parameterized code
- Compiler pattern
  - Remove overhead from computation specified at runtime

# RAPIDMIND

## **Processor Pattern**

```
template <typename T, typename S>
class Processor {
protected:
   s m_f;
  T m_func(
    Tr, Ts
    return (r + s) * m_f;
  Program m_prog;
 public:
  Processor(
    s f
   ): m_f(f) {
    m_prog = BEGIN {
      In<T> r, s;
      Out<T> q;
      q = m_func(r,s);
     } END;
   }
```

```
Array<2,T>
apply(
    const Array<2,T>& a,
    const Array<2,T>& b
) {
    return m_prog(a,b);
}
```

```
// USAGE
// Initialize
Value1f g;
Processor<Value3f, Value1f> proc(g);
// Apply
Array<2, Value3f> p(512,512);
Array<2, Value3f> q(512,512);
p = proc.apply(p,q);
```



## **Compiler Pattern**

#### **Problem:**

- Need to evaluate some expression not known until runtime
- Example:
  - Image compositing
  - User may express sequence of operations in visual language

#### Solution 1: Interpreter Pattern

- 1. Encode computation in data structure (ex: operator dag)
- 2. Traverse data structure, executing operations
- 3. Return result

### Solution 2: Compiler Pattern

- 1. Encode computation in data structure (ex: operator dag)
- 2. Traverse data structure, recording operations
- 3. Compile operations into program object
- 4. Execute program object on data
- 5. Return result



## Approach 1: Loop Conversion

- Find hot spot
- Identify loop structures
- Convert loops to parallel operations



## **Approach 2:** Interpreter Conversion

- Identify use of interpreter pattern
- Convert to compiler pattern

#### **Advantages:**

- Can collect a significant amount of computation together even when there is no obvious hot spot
- Can avoid memory and branching overhead of interpretation



## Approach 3: Task Conversion

- Identify use or potential for task parallelism
- Convert to SPMD model
- Use arrays to communicate between tasks

#### **Advantages:**

- Simplified debugging
- Bulk synchronous model



#### Combination:

- Program "algebra" to combine programs into new programs
- Can use to modify interfaces to existing programs
- Can use to specialize existing programs

#### Partial evaluation:

- Can bind inputs one at a time
- Can convert inputs to non-local variables and vice versa

### Introspection:

- Can analyze program interface and performance at runtime
- Use for self-tuning libraries



## **Program Algebra**

- Algebra:
  - Set of objects
  - Set of operators
  - Closed
- Objects:
  - Programs
- Operators:
  - Functional composition:

p << q

– Concatenation:

bundle(p,q)



## Applications of the Program Algebra

- Interface adaptation
  - Reordering
  - Packing/unpacking
  - Input or output type conversion
- Specialization
  - Discard unneeded outputs
  - Eliminates unnecessary computation
- Pipelining
  - Combine producer/consumer programs into one:

$$A = (p << q << r)(B);$$

- Implement pipeline as single data-parallel task



- Can bind only some inputs of a program, not all
- Binding gives a new program with fewer inputs
  - If bind only 1 input of an n input program
  - Get back program with *n*-1 inputs
- Partial evaluation provides
  - Flexibility
  - Interface adaptation
  - Optimization opportunities
- Two kinds of binding:
  - Tight: uses ()
  - Loose: uses <<; is invertible using >>



• Tight binding:

```
Program q = p(A);
```

- Execution can be deferred
- When eventually executes:
  - Uses value of **A** in effect at time of binding
  - Compiler can use actual value of A to optimize code



## **Loose Binding**

• Loose binding:

- Execution can be deferred
- When eventually executes:
  - Uses value of **A** in effect at time of execution
  - Value of **A** can be used to parameterize execution
- A acts like a non-local variable



## **Unbinding**

Convert input to non-local variable:

$$q = p \ll A;$$

Convert non-local variable to input:

$$q = p \gg A;$$



## **Examples**

- Crowd simulation (GDC)
- Ray tracing (w/ RTT)
- Fast Fourier transform
- Convolution
- · Quasi Monte Carlo option pricing
- Matrix-matrix multiply (SGEMM)
- · Transformation and lighting
- Color and gamma correction
- · Object tracking
- Sorting
- Quaternion Julia set
- · Deferred shading
- Vector textures
- Others...







## **Crowd Simulation**


- Graphics on GPU
  - Shaders implemented using RapidMind platform
- Behavioral Simulation on Cell BE Blade
  - 16K autonomous characters (4K visible at once)
- Parallel Execution:
  - Rules to simulate social behavior and basic physics
- Global Communication:
  - Any character can interact with any other
    - Requires (approximate) solution to K-nearest-neighbor problem
  - Behavior depends on the environment
    - Random access to environmental parameter grid
    - Obstacles, ground cover and slope



- Fundamental signal processing operation
  - Image processing
  - Pattern matching
  - Solving differential equations
- Standard test case for parallel computation
- Involves both
  - Computation
  - Communication
- Many varieties and ways to implement
  - Will show radix-2 split-stream complex-to-complex 1D FFT



## **Signal Flow Graph**





## **Fast Fourier Transform**

```
// Fast Fourier Transform
Array<1,Value2f>
FFT (Array<1,Value2f> data, int n) {
    int N = (1 << n);

    // define program objects
    ...

    // generate and scramble twiddle factors with gather
    ...

    // scramble input data using a gather
    ...

    // perform split-stream FFT using lg(N) passes
    ...
}</pre>
```

## RAPIDMIND Fast Fourier Transform

```
// define program objects
Program butterfly_A = BEGIN {
    In<Value2f> a, b;
    Out<Value2f> c = a + b;
} END;
Program butterfly_B = BEGIN {
    In<Value2f> a, b, w;
    Value2f t = a - b;
    Out<Value2f> c;
    c[0] = t[0]*w[0] + t[1]*w[1];
    c[1] = t[1]*w[0] - t[0]*w[1];
} END;
```

# RAPIDMIND Fast Fourier Transform

```
// generate and scramble twiddle factors with gather
Array<1, Value2f> w(N/2);
w = twiddle(n-1)[ bitreverse(n-1) ];
// allocate temporary storage
Array<1,Value2f> x[2];
x[0] = Array<1, Value2f>(N);
x[1] = Array<1, Value2f>(N);
// scramble input data using a gather
x[0] = data[ bitreverse(n) ];
// initialize source marker
int src = 0;
```

# RAPIDMIND Fast Fourier Transform

```
// perform split-stream FFT using log(N) passes
for (int k=n-1; k>=0; k--) {
    // write into lower half of output array
    take(x[!src],N/2) = butterfly_A(
       stride(x[src],2),
       stride(offset(x[src],1),2)
    // write into upper half of output array
    offset(x[!src],N/2) = butterfly_B(
       stride(x[src],2),
       stride(offset(x[src],1),2),
       take(w,1<< k)
    ) ;
    // swap source and destination buffers
    src = !src;
}
// return final transform
return x[src];
```




- Fundamental signal processing operation
- For large filters, use FFT
  - FFT
  - Elementwise complex multiplication
  - Inverse FFT
- For small filters, do directly
  - Shift flipped filter to each pixel, multiply, sum
  - May process many images with one filter
  - Filters used in pattern matching may be sparse
  - Can exploit sparsity to get more efficient execution









Confocal microscopy image courtesy of Peter J. Lu, Harvard

# RAPIDMIND Convolution

```
float filter[N0][N1];
Array<2, Value1f> image(M0,M1);

Program convolve = BEGIN {
   In<Value2i> u;
   Out<Value1f> result = Value1f(0.0f);
   for (int i = 0; i < N0; i++) {
      for (int j = 0; j < N1; j++) {
        if (filter[i][j] != 0.0f) {
            Value2i tap = u - Value2i(i,j);
            result += filter[i][j] * image[tap];
        }
    }
   }
} END;

image = convolve << grid(M0,M1);</pre>
```





#### · Real-time raytracing

- Supports reflection and refraction
- Many recursive rays per pixel
- Incoherent memory access
- Accelerator data structure traversal

#### Commercial product:

- Developed by RTT AG, Germany
- Used for automotive CAD visualization

#### Hardware:

- Released product runs on GPUs
- Demonstrated on Cell BE at SIGGRAPH