

## References

- [1] AILA T., AKENINE-MÖLLER T.: A Hierarchical Shadow Volume Algorithm . In Harris and Luebke [30], pp. 15–24. GH2004:015-024:2004
- [2] AKELEY K., NEUMANN U. (Eds.): *Graphics Hardware* (Los Angeles, USA, 2001), Eurographics Association. GH01-proc
- [3] AKELEY K., SU J.: Minimum Triangle Separation for Correct Z-Buffer Occlusion. In Harris et al. [31], pp. 27–30. EGGH06:027-030:2006
- [4] AKENINE-MÖLLER T., MUNKBERG J., HASSELGREN J.: Stochastic Rasterization using Time-Continuous Triangles . In Segal and Aila [80], pp. 7–16. EGGH07:7-16:2007
- [5] ASSARSSON U., DOUGHERTY M., MOUNIER M., AKENINE-MOLLER T.: An optimized soft shadow volume algorithm with real-time performance. In Doggett et al. [16], pp. 033–040. AD:2003:AOS
- [6] BANDO Y., SAITO T., FUJITA M.: Hexagonal Storage Scheme for Interleaved Frame Buffers and Textures. In Meißner and Schneider [59], pp. 33–40. EGGH05:033-040:2005
- [7] BITTER I., NEOPHYTOU N., MUELLER K., KAUFMAN A. E.: Squeeze: Numerical-Precision-Optimized Volume Rendering. In Harris and Luebke [30], pp. 25–34. GH2004:025-034:2004
- [8] BOO M., AMOR M., DOGGETT M., HIRCHE J., STRASSER W.: Hardware Support for Adaptive Subdivision Surface Rendering. In Akeley and Neumann [2], pp. 33–40. GH01:033-040:2001
- [9] BOUBEKEUR T., SCHLICK C.: Generic Mesh Re nement on GPU. In Meißner and Schneider [59], pp. 99–104. EGGH05:099-104:2005
- [10] CARR N. A., HALL J. D., HART J. C.: The ray engine. In Ertl et al. [17], pp. 037–046. CH:2002:TRE
- [11] CARR N. A., HALL J. D., HART J. C.: Gpu algorithms for radiosity and subsurface scattering. In Doggett et al. [16], pp. 051–059. CH:2003:GAF
- [12] CHAN E., NG R., SEN P., PROUDFOOT K., HANRAHAN P.: Efficient partitioning of fragment shaders for multipass rendering on programmable graphics hardware. In Ertl et al. [17], pp. 069–078. CN:2002:EPO
- [13] CHEN J., GORDON M. I., THIES W., ZWICKER M., PULLI K., DURAND F.: A Recon gurable Architecture for Load-Balanced Rendering. In Meißner and Schneider [59], pp. 71–80. EGGH05:071-080:2005
- [14] CORREA C. D., SILVER D.: Programmable Shaders for Deformation Rendering . In Segal and Aila [80], pp. 89–96. EGGH07:89-96:2007
- [15] DOBASHI Y., YAMAMOTO T., NISHITA T.: Interactive rendering of atmospheric scattering effects using graphics hardware. In Ertl et al. [17], pp. 099–108. DY:2002:IRO
- [16] DOGGETT M., HEIDRICH W., MARK W., SCHILLING A. (Eds.): *SIGGRAPH/Eurographics Workshop on Graphics Hardware* (San Diego, California, 2003), Eurographics Association. GH03-proc
- [17] ERTL T., HEIDRICH W., DOGGETT M. (Eds.): *SIGGRAPH/Eurographics Workshop on Graphics Hardware* (Saarbrücken, Germany, 2002), Eurographics Association. GH02-proc
- [18] FATAHALIAN K., SUGERMAN J., HANRAHAN P.: Understanding the Efficiency of GPU Algorithms for Matrix-Matrix Multiplication. In Harris and Luebke [30], pp. 133–138. GH2004:133-138:2004
- [19] FENNEY S.: Texture compression using low-frequency signal modulation. In Doggett et al. [16], pp. 084–091. Fenney:2003:TCU
- [20] FOLEY T., HOUSTON M., HANRAHAN P.: Efficient Partitioning of Fragment Shaders for Multiple-Output Hardware. In Harris and Luebke [30], pp. 45–54. GH2004:045-054:2004
- [21] FOLEY T., SUGERMAN J.: KD-Tree Acceleration Structures for a GPU Raytracer. In Meißner and Schneider [59], pp. 15–22. EGGH05:015-022:2005
- [22] FOREST V., BARTHE L., PAULIN M.: Realistic Soft Shadows by Penumbra-Wedges Blending. In Harris et al. [31], pp. 39–47. EGGH06:039-047:2006
- [23] FRANK S., KAUFMAN A.: Dependency graph scheduling in a volumetric ray tracing architecture. In Ertl et al. [17], pp. 127–135. FK:2002:DGS
- [24] GOODNIGHT N., WOOLLEY C., LEWIN G., LUEBKE D., HUMPHREYS G.: A multigrid solver for boundary value problems using programmable graphics hardware. In Doggett et al. [16], pp. 102–111. GW:2003:AMS
- [25] GOVINDARAJU N. K., REDON S., LIN M. C., MANOCHA D.: Cullide: Interactive collision detection between complex models in large environments using graphics hardware. In Doggett et al. [16], pp. 025–032. GR:2003:CIC
- [26] GUTHE S., RÖTTGER S., SCHIEBER A., STRASSER W., ERTL T.: High-quality unstructured volume rendering on the pc platform. In Ertl et al. [17], pp. 119–125. GR:2002:HQU
- [27] G. WETEKAM, STANEKER D., KANUS U., M.WAND: A Hardware Architecture for Multi-Resolution Volume Rendering. In Meißner and Schneider [59], pp. 45–52. EGGH05:045-052:2005

- [28] HADWIGER M., KRATZ A., SIGG C., BÜHLER K.: GPU-Accelerated Deep Shadow Maps for Direct Volume Rendering. In Harris et al. [31], pp. 49–52. EGGH06:049-052:2006
- [29] HAN B., ZHOU B.: Efficient Video Decoding on GPUs by Point Based Rendering. In Harris et al. [31], pp. 79–86. EGGH06:079-086:2006
- [30] HARRIS M., LUEBKE D. (Eds.): *Graphics Hardware* (Grenoble, France, 2004), Eurographics Association. GH2004-proc
- [31] HARRIS M., MEISSNER M., OLANO M., SLUSALLEK P. (Eds.): *Graphics Hardware* (Vienna, Austria, 2006), Eurographics Association. EGGH06-proc
- [32] HARRIS M. J., BAXTER W., SCHEUERMANN T., LASTRA A.: Simulation of cloud dynamics on graphics hardware. In Doggett et al. [16], pp. 092–101. HB:2003:SOC
- [33] HARRIS M. J., COOMBE G., SCHEUERMANN T., LASTRA A.: Physically-based visual simulation on graphics hardware. In Ertl et al. [17], pp. 109–118. HC:2002:PBV
- [34] HART J. C.: Perlin Noise Pixel Shaders. In Akeley and Neumann [2], pp. 87–94. GH01:087-094:2001
- [35] HASSAN F., CARLETTA J. E.: A Real-Time FPGA-Based Architecture for a Reinhard-like Tone Mapping Operator. In Segal and Aila [80], pp. 65–72. EGGH07:65-72:2007
- [36] HASSELGREN J., AKENINE-MÖLLER T.: Efficient Depth Buffer Compression. In Harris et al. [31], pp. 103–110. EGGH06:103-110:2006
- [37] HEIRICH A.: Optimal Automatic Multi-pass Shader Partitioning by Dynamic Programming. In Meißner and Schneider [59], pp. 91–98. EGGH05:091-098:2005
- [38] HENSLEY J., SINGH M., LASTRA A.: A Fast, Energy-Efficient Z-Comparator. In Meißner and Schneider [59], pp. 41–44. EGGH05:041-044:2005
- [39] HORMANN K., TARINI M.: A Quadrilateral Rendering Primitive. In Harris and Luebke [30], pp. 7–14. GH2004:007-014:2004
- [40] INADA T., MCCOOL M. D.: Compressed Lossless Texture Representation and Caching. In Harris et al. [31], pp. 111–120. EGGH06:111-120:2006
- [41] KAMEYAMA M., KATO Y., FUJIMOTO H., NEGISHI H., KODAMA Y., INOUE Y., KAWAI H.: 3d graphics lsi core for mobile phone z3d. In Doggett et al. [16], pp. 060–067. KK:2003:3DG
- [42] KANUS U., WETEKAM G., HIRCHE J.: Voxelcache: A cache-based memory architecture for volume graphics. In Doggett et al. [16], pp. 076–083. KW:2003:VAC
- [43] KAUTZ J., HEIDRICH W., SEIDEL H.-P.: Real-Time Bump Map Synthesis. In Akeley and Neumann [2], pp. 109–114. GH01:109-114:2001
- [44] KIPFER P., SEGAL M., WESTERMANN R.: UberFlow: A GPU-Based Particle Engine. In Harris and Luebke [30], pp. 115–122. GH2004:115-122:2004
- [45] KOLB A., LATTA L., REZK-SALAMA C.: Hardware-based Simulation and Collision Detection for Large Particle Systems. In Harris and Luebke [30], pp. 123–132. GH2004:123-132:2004
- [46] KRAUS M., ERTL T.: Adaptive texture maps. In Ertl et al. [17], pp. 007–015. KE:2002:ATM
- [47] LAINE S.: Split-Plane Shadow Volumes. In Meißner and Schneider [59], pp. 23–33. EGGH05:023-033:2005
- [48] LAPIDOUS E., JIAO G., ZHANG J., WILSON T.: Quasi-Linear Depth Buffers With Variable Resolution. In Akeley and Neumann [2], pp. 81–86. GH01:081-086:2001
- [49] LEE S., PARK W., LEE W., HAN T., YANG S.: An effective hardware architecture for bump mapping using angular operation. In Doggett et al. [16], pp. 068–075. LP:2003:AEH
- [50] LLOYD D. B., GOVINDARAJU N. K., MOLNAR S. E., MANOCHA D.: Practical logarithmic rasterization for low-error shadow maps. In Segal and Aila [80], pp. 17–24. EGGH07:17-24:2007
- [51] MA V. C. H., MCCOOL M. D.: Low latency photon mapping using block hashing. In Ertl et al. [17], pp. 089–098. MM:2002:LLP
- [52] MARK W. R., PROUDFOOT K.: Compiling to a VLIW Fragment Pipeline. In Akeley and Neumann [2], pp. 47–55. GH01:047-055:2001
- [53] MARK W. R., PROUDFOOT K.: The F-Buffer: A Rasterization-Order FIFO Buffer for Multi-Pass Rendering. In Akeley and Neumann [2], pp. 57–63. GH01:057-063:2001
- [54] MCALLISTER D. K., LASTRA A. A., HEIDRICH W.: Efficient rendering of spatial bi-directional reflectance distribution functions. In Ertl et al. [17], pp. 079–088. ML:2002:ERO
- [55] MCCOOL M. D., QIN Z., POPA T. S.: Shader metaprogramming. In Ertl et al. [17], pp. 057–068. MQ:2002:SM
- [56] MCCOOL M. D., WALES C., MOULE K.: Incremental and Hierarchical Hilbert Order Edge Equation Polygon Rasterization. In Akeley and Neumann [2], pp. 65–72. GH01:065-072:2001
- [57] MEINDS K., BARENBRUG B.: Resample hardware for 3d graphics. In Ertl et al. [17], pp. 017–026. MB:2002:RHF

- [58] MEI NER M., KANUS U., WETEKAM G., HIRCHE J., EHLERT A., STRASSER W., DOGGETT M., PROKSA R.: A reconfigurable interactive volume rendering system. In Ertl et al. [17], pp. 137–146. MK:2002:ARI
- [59] MEISSNER M., SCHNEIDER B.-O. (Eds.): *Graphics Hardware* (Los Angeles, California, 2005), Eurographics Association. EGGH05-proc
- [60] MOERSCHELL A., OWENS J. D.: Distributed Texture Memory in a Multi-GPU Environment. In Harris et al. [31], pp. 31–38. EGGH06:031-038:2006
- [61] MORELAND K., ANGEL E.: The fft on a gpu. In Doggett et al. [16], pp. 112–119. MA:2003:TFO
- [62] MORETON H.: Watertight Tessellation using Forward Differencing. In Akeley and Neumann [2], pp. 25–32. GH01:025-032:2001
- [63] MUNKBERG J., AKENINE-MÖLLER T., STRÖM J.: High Quality Normal Map Compression. In Harris et al. [31], pp. 95–101. EGGH06:095-101:2006
- [64] MUNKBERG J., OLSSON O., STROEM J., AKENINE-MOELLER T.: Tight Frame Normal Map Compression. In Segal and Aila [80], pp. 37–40. EGGH07:37-40:2007
- [65] NAM B.-G., LEE J., KIM K., LEE S. J., YOO H.-J.: A Low-Power Handheld GPU using Logarithmic Arithmetic and Triple DVFS Power Domains. In Segal and Aila [80], pp. 73–80. EGGH07:73-80:2007
- [66] NEHAB D., SANDER P. V., LAWRENCE J., TATARCHUK N., ISIDORO J. R.: Accelerating Real-Time Shading with Reverse Reprojection Caching. In Segal and Aila [80], pp. 25–36. EGGH07:25-36:2007
- [67] OLANO M.: Modified Noise for Evaluation on Graphics Hardware. In Meißner and Schneider [59], pp. 105–110. EGGH05:105-110:2005
- [68] OLANO M., KUEHNE B., SIMMONS M.: Automatic shader level of detail. In Doggett et al. [16], pp. 007–014. OK:2003:ASL
- [69] OLANO M., MUKHERJEE S., DORBIÉ A.: Vertex-based Anisotropic Texturing. In Akeley and Neumann [2], pp. 95–98. GH01:095-098:2001
- [70] OWENS J. D., KHAILANY B., TOWLES B., DALLY W. J.: Comparing reyes and opengl on a stream architecture. In Ertl et al. [17], pp. 047–056. OK:2002:CRA
- [71] PURCELL T. J., DONNER C., CAMMARANO M., JENSEN H. W., HANRAHAN P.: Photon mapping on programmable graphics hardware. In Doggett et al. [16], pp. 041–050. PD:2003:PMO
- [72] PURNOMO B., BILODEAU J., COHEN J. D., KUMAR S.: Hardware-Compatible Vertex Compression Using Quantization and Simplification. In Meißner and Schneider [59], pp. 53–62. EGGH05:053-062:2005
- [73] RASKAR R.: Hardware Support for Non-photorealistic Rendering. In Akeley and Neumann [2], pp. 41–46. GH01:041-046:2001
- [74] RASMUSSEN J., HASSELGREN J., AKENINE-MOELLER T.: Exact and Error-bounded Approximate Color Buffer Compression and Decompression. In Segal and Aila [80], pp. 40–48. EGGH07:40-48:2007
- [75] REZK-SALAMA C., SCHEUERING M., SOZA G., GREINER G.: Fast Volumetric Deformation On General Purpose Hardware. In Akeley and Neumann [2], pp. 17–24. GH01:017-024:2001
- [76] RIFFEL A., LEFOHN A. E., VIDIMCE K., LEONE M., OWENS J. D.: Mio: Fast Multipass Partitioning via Priority-Based Instruction Scheduling. In Harris and Luebke [30], pp. 35–44. GH2004:035-044:2004
- [77] SCHMITTLER J., WALD I., SLUSALLEK P.: Saarcor - a hardware architecture for ray tracing. In Ertl et al. [17], pp. 027–036. SW:2002:SAH
- [78] SCHMITTLER J., WOOP S., WAGNER D., PAUL W. J., SLUSALLEK P.: Realtime Ray Tracing of Dynamic Scenes on an FPGA Chip. In Harris and Luebke [30], pp. 95–106. GH2004:095-106:2004
- [79] SCHROEDERS M. F. A., VAN GULIK R.: Quadtree Relief Mapping. In Harris et al. [31], pp. 61–66. EGGH06:061-066:2006
- [80] SEGAL M., AILA T. (Eds.): *Graphics Hardware* (San Diego, California, USA, 2007), Eurographics Association. EGGH07-proc
- [81] SEGOVIA B., IEHL J. C., MITANCHEY R., P ROCHE B.: Non-interleaved Deferred Shading of Interleaved Sample Patterns. In Harris et al. [31], pp. 53–60. EGGH06:053-060:2006
- [82] SEN P.: Silhouette Maps for Improved Texture Magnification. In Harris and Luebke [30], pp. 65–74. GH2004:065-064:2004
- [83] SENGUPTA S., HARRIS M., ZHANG Y., OWENS J. D.: Scan Primitives for GPU Computing. In Segal and Aila [80], pp. 97–106. EGGH07:97-106:2007
- [84] SHEAFFER J. W., LUEBKE D., SKADRON K.: A Flexible Simulation Framework for Graphics Architectures. In Harris and Luebke [30], pp. 85–94. GH2004:085-094:2004
- [85] SHEAFFER J. W., LUEBKE D. P., SKADRON K.: The Visual Vulnerability Spectrum: Characterizing Architectural Vulnerability for Graphics Hardware. In Harris et al. [31], pp. 9–16. EGGH06:009-016:2006
- [86] SHEAFFER J. W., LUEBKE D. P., SKADRON K.: A Hardware Redundancy and Recovery Mechanism for Reliable Scientific Computation on Graphics Processors. In Segal and Aila [80], pp. 55–64. EGGH07:55-64:2007

- [87] SHI W., LEE H.-H. S., YOO R. M., BOLDYREVA A.: A Digital Rights Enabled Graphics Processing System. In Harris et al. [31], pp. 17–26. EGGH06:017-026:2006
- [88] SHIN H.-C., LEE J.-A., KIM L.-S.: SPAF: Sub-texel Precision Anisotropic Filtering. In Akeley and Neumann [2], pp. 99–107. GH01:099-107:2001
- [89] SHIUE L.-J., GOEL V., PETERS J.: Mesh mutation in programmable graphics hardware. In Doggett et al. [16], pp. 015–024. SG:2003:MMI
- [90] SOHN J.-H., WOO R., YOO H.-J.: A Programmable Vertex Shader with Fixed-Point SIMD Datapath for Low Power Wireless Applications . In Harris and Luebke [30], pp. 107–114. GH2004:107-114:2004
- [91] STEWART J., BENNETT E., MCMILLAN L.: PixelView: A View-Independent Graphics Rendering Architecture. In Harris and Luebke [30], pp. 75–84. GH2004:075-084:2004
- [92] STRENGERT M., KLEIN T., ERTL T.: A Hardware-Aware Debugger for the OpenGL Shading Language . In Segal and Aila [80], pp. 81–88. EGGH07:81-88:2007
- [93] STROEM J., PETTERSSON M.: ETC2: Texture Compression using Invalid Combinations . In Segal and Aila [80], pp. 49–54. EGGH07:49-54:2007
- [94] STRÖM J., AKENINE-MÖLLER T.: iPACKMAN: High-Quality, Low-Complexity Texture Compression for Mobile Phones. In Meißner and Schneider [59], pp. 63–70. EGGH05:063-070:2005
- [95] SUSSMAN M., CRUTCHFIELD W., PAKIPOS M.: Pseudorandom Number Generation on the GPU. In Harris et al. [31], pp. 87–94. EGGH06:087-094:2006
- [96] WEI L.-Y.: Tile-Based Texture Mapping on Graphics Hardware. In Harris and Luebke [30], pp. 55–64. GH2004:055-064:2004
- [97] WEXLER D., GRITZ L., ENDERTON E., RICE J.: GPU-Accelerated High-Quality Hidden Surface Removal. In Meißner and Schneider [59], pp. 7–14. EGGH05:007-014:2005
- [98] WHITTED T., KAJIYA J.: Fully Procedural Graphics. In Meißner and Schneider [59], pp. 81–90. EGGH05:081-090:2005
- [99] WITTENBRINK C. M.: R-Buffer: A Pointerless A-Buffer Hardware Architecture. In Akeley and Neumann [2], pp. 73–80. GH01:073-080:2001
- [100] WOOP S., MARMITT G., SLUSALLEK P.: B-KD Trees for Hardware Accelerated Ray Tracing of Dynamic Scenes. In Harris et al. [31], pp. 67–77. EGGH06:067-077:2006